Etching aftertreatment method

7026252
Add to folder: View Folders  
Keywords to Highlight:

full-text

print

pdf

permalink

Inventors

Mizumura, Michinobu
Fukuyama, Ryouji
Yakushiji, Mamoru
Ohmoto, Yutaka
Watanabe, Katsuya

Application #

372271

Filed

Feb-25-2003

Published

Apr-11-2006

Current US Class

216/63
216/67
216/79
438/714
438/715
438/725

International Classes

H01L 21/30.2 (20060101)

Field of Search

216/63 216/67 216/79 438/706 438/707 438/710 438/714 438/715 438/725

Assignee

Hitachi High-Technologies Corporation (Tokyo, JP)

Examiners

Norton; Nadine G.

Attorney, Agent or Firm

Antonelli, Terry, Stout and Kraus, LLP.

US Patent References

5578163   Method of making...
6037250   Process for forming...
6168726   Etching an oxidize...

Referenced by:

View Backward References

Other References

Wolf, Semiconductor Processing for the VLSI Era, 2002, vol. 4, Lattice Press, pp. 639, 650, 653-54. Wolf, Silicon Processing for the VLSI Era, 2002, Lattice Press, vol. 4, pp. 671-72.

Citation

Cite This Patent

More From Subclass 79

5764416   Fault tolerant antire...
4615756   Dry etching appar...
4867838   Planarization throu...
6306774   Method of forming...
4943719   Microminiature ca...
5443686   Plasma CVD appa...
6458494   Etching method
5220725   Micro-emitter-base...
5179499   Multi-dimensional...
5368685   Dry etching appar...
6787054   Two-stage etching p...
4957834   Method for manufa...
 

More From Class 216

6200539   Paraelectric gas flo...
4772539   High resolution E-b...
5248383   Process for produci...
5174857   Slope etching proc...
4362632   Gas discharge app...
5041361   Oxygen ion-beam...
6749763   Plasma processing...
6656371   Methods of forming...
4857140   Method for etching...
5584971   Treatment apparat...
4526644   Treatment device ut...
6485654   Method of fabricati...
4610757   Method of manufac...
6821452   Etchant
5110410   Zinc sulfide planar...
 
Abstract
After etching a Si-containing low permittivity insulating film with chlorine based gas, the etched wafer is subjected to an etching aftertreatment process comprising introducing oxygen gas to a vacuum processing chamber with a pressure as low as 0.2 Pa to 1 Pa and a flow rate as low as 5 cc to 20 cc/min, generating plasma within the chamber, heating the wafer 2 being subjected to aftertreatment between 50° C. and 200° C., applying a wafer bias power within the range of 50 W to 200 W, and exposing the wafer to the generated plasma, thereby simultaneously removing the photoresist components, the antireflection film components and the halogen components.
 
Claims
What is claimed is:

1. An etching aftertreatment method comprising:

etching a sample having a laminated wiring structure including a Si-containing low permittivity insulating film with a halogen based gas, said etching leaving photoresist components, antireflection film components and halogen components on a surface of the Si-containing low permittivity insulating film;

after said etching, introducing an oxygen gas or an oxygen gas with hydrogen gas to a processing chamber;

generating plasma within the processing chamber having had said oxygen gas or said oxygen gas with hydrogen gas introduced thereto;

simultaneously applying high frequency voltage to the sample; and



Description
FIELD OF THE INVENTION

The present invention relates to an aftertreatment method to be performed to a wafer after etching, and especially relates to an aftertreatment method to be performed after a chlorine based etching of a low permittivity insulating film forming the wiring of semiconductor LSI chips, the method being capable of cleaning the surface of the wafer without deteriorating the properties of the film.

DESCRIPTION OF THE RELATED ART

As the semiconductor LSI advances in speed, the wiring material is changed to Cu for miniaturization and lower resistance. Since dry etching of a Cu film is technically difficult, a damascene process is recently put in practice, according to which an interlayer insulating film surrounding the wiring is etched first into the shape of the wiring, and then Cu is embedded in the trench or hole formed by the etching via a plating process and the like, and the Cu is planarized via a CMP (chemical mechanical polishing) to remove the excess Cu disposed above the wiring. Especially, a dual damascene process is preferably adopted according to which contact holes reaching the lower layer wiring are formed simultaneously when etching the wiring trenches.
 
  A method for manufacturing a piezo-resonator including: a first step of forming an upper electrode layer 20 on the piezoelectric film 14, a...  A method is for manufacturing a microstructure having a thin-walled portion with use of a material substrate. The material substrate has a laminated structure...