Package for electronic components

6372985
Add to folder: View Folders  
Keywords to Highlight:

full-text

print

pdf

permalink

Inventors

Shimoe, Kazunobu

Application #

557707

Filed

Apr-25-2000

Published

Apr-16-2002

Current US Class

174/260
174/261
174/52.4
257/693
257/E23.061
257/E23.193

International Classes

H01L 023/02; H01L 023/48

Field of Search

174/52.3 174/52.4 174/255 174/260 174/261 361/760 361/764 361/728 361/729 361/730 361/731 257/692 257/693 257/698 257/704 439/65 439/74

Assignee

Murata Manufacturing Co., LTD (Kyoto, JP)

Examiners

Reichard; Dean A.

Attorney, Agent or Firm

Keating & Bennett, LLP

US Patent References

4357647   Printed circiuit board
5369551   Surface mount stres...
5455385   Multilayer LTCC tu...
5864092   Leadless ceramic c...

Referenced by:

View Backward References

Other References

Article Entitled "Ultra Compact Saw Filter" by Fujitsu Limited dated Dec. 1997.

Citation

Cite This Patent

More From Subclass 693

6486549   Semiconductor mo...
6683375   Semiconductor die...
6225694   Semiconductor dev...
5793861   Transaction proces...
5132532   Photoelectric conve...
5066831   Universal semicon...
6600218   Semiconductor dev...
4037270   Circuit packaging...
6084297   Cavity ball grid arr...
6888257   Interface adhesive
6897557   Integrated electrica...
6856012   Contact system
5559374   Hybrid integrated c...
6600220   Power distribution i...
6864564   Flash-preventing se...
5172215   Overcurrent-limitin...
5241133   Leadless pad array...
5929522   Semiconductor non...
6031283   Integrated circuit p...
6762937   Power module
6002168   Microelectronic co...
5391922   Semiconductor ele...
6208546   Memory module
6492719   Semiconductor dev...
6911731   Solderless connecti...
5497027   Multi-chip module...
6897565   Stacked packages
6147398   Semiconductor dev...
5471089   Semiconductor pow...
6329594   Integrated circuit p...
6016256   Multi-chip module...
6534876   Flip-chip microma...
6194777   Leadframes with se...
6730991   Integrated circuit c...
4635093   Electrical connection
6573609   Microelectronic co...
6521983   Semiconductor dev...
4641176   Semiconductor pac...
6297546   Underfill coating fo...
6841884   Semiconductor dev...
6864586   Padless high densit...
6627991   High performance...
5506447   Hybrid integrated c...
6531760   Semiconductor dev...
6982482   Packaging of solid...
6384333   Underfill coating fo...
5841187   Molded electronic c...
6404065   Electrically isolated...
6611012   Semiconductor dev...
6011312   Flip-chip semicond...
5917704   Laser-solderable el...
5635758   Film IC with conne...
6404061   Semiconductor dev...
5895965   Semiconductor dev...
5264729   Semiconductor pac...
5652466   Package for a semi...
5525836   Multilayer metal le...
5177671   Chip carrier socket
5825083   Semiconductor dev...
6137174   Hybrid ASIC/memo...
5706177   Multi-terminal surf...
5404273   Semiconductor-dev...
6828667   Surface mounting t...
6107679   Semiconductor dev...
5281852   Semiconductor dev...
6114627   Underfill coating fo...
5250843   Multichip integrate...
5512783   Semiconductor chi...
5726500   Semiconductor hyb...
6627998   Wafer scale thin fil...
7023076   Multiple chip semi...
4229680   Lamp life extender
6043430   Bottom lead semico...
 

More From Class 257

4342069   Integrated circuit p...
5670017   Method of manufac...
5932929   Tungsten tunnel-fre...
5929514   Thermally enhanc...
6080931   Semiconductor pac...
6317333   Package constructi...
6911731   Solderless connecti...
6429060   Method for fabricat...
6136214   Plasma processing...
5705443   Etching method for...
6144095   Metallization layer
6175152   Semiconductor dev...
 
Abstract
A package for electronic components includes a base substrate having at least one recess on a side surface thereof, the base substrate having electrodes on an upper surface and a bottom surface thereof and a conductive pattern arranged in the recess such that the electrode on the upper surface is electrically connected to the electrode on the bottom surface through the conductive pattern. A side wall of the package has a through-hole which provides a space for receiving an electronic element. The side wall has at least one recess on a side surface thereof and is provided on the base substrate such that the recess of the side wall is connected to the recess of the base substrate so as to provide a communicating recess. The recess of the base substrate has a cross-sectional area that is substantially larger than the recess of the side wall in a direction that is substantially perpendicular to the base substrate.
 
Claims
What is claimed is:

1. A package for electronic components comprising:

a base substrate having at least one recess on a side surface thereof, the base substrate having electrodes on an upper surface and a bottom surface thereof and a conductive pattern arranged in the recess such that the electrode on the upper surface is electrically connected to the electrode on the bottom surface through the conductive pattern; and

a side wall having a through-hole which defines a space adapted to receive an electronic element, the side wall having at least one recess on a side surface thereof and being provided on the base substrate such that the recess of the side wall is connected to the recess of the base substrate to define a communicating recess;



Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a package for electronic components and also relates to electronic components including such a package. The present invention particularly relates to a ceramic package for surface-mount type electronic components and electronic components using such a ceramic package.

2. Description of the Related Art

A conventional package for an electronic component includes wiring layers disposed in recesses provided on the side surfaces of a substrate (castellation), as well as, via-holes arranged along the direction of thickness of the substrate in order to electrically connect electrodes located on an upper surface of a base substrate and electrodes disposed on the bottom surface of the base substrate.

FIGS. 19 to 21 show common structures of a conventional ceramic package provided with recesses on the side surfaces of a substrate. FIGS. 19 and 20 show a disassembled perspective top view and a perspective bottom view of the conventional package, respectively, while FIG. 21 shows a partially enlarged perspective view of the package in FIG. 20. The package 21 is composed of a base substrate 22 and a side wall 23. The base substrate 22 and the side wall 23 include layer or a plurality of layers of a ceramic insulation substrate made of, for example, Al.sub.2 O.sub.3. An electrode 24 (the area surrounded by a broken line in FIG. 19) for electrically connecting device elements (not shown) to the package 21 is provided on the element mounting surface for mounting device elements, or on the upper surface of the base substrate 22. External electrode terminals 25 for electrically connecting the package 21 to a mounting substrate are formed on the bottom surface of the base substrate 22. Recesses 26 and 30 communicating with the bottom surface of the base substrate 22 are provided at the side surfaces of the side wall 23 and base substrate 22, and wiring layers 27 are disposed on the side surfaces of the recesses 26 provided on the base substrate 22. The recesses 26 and 30 have the same cross-sectional shape as each other. The electrode 24 is electrically connected to the external electrode terminals 25 through lead patterns 28 (the area outside of the area surrounded by the broken line in FIG. 19), which abut the electrode and extend outward, and the wiring layers 27 are disposed in the recesses 26. Chamfers 31 and 31 are provided at the corners of the base substrate 22 and side wall 23 in order to prevent them from being chipped.
 
  A power switching module includes a substrate having at least one silicon die forming at least one power switching element and having leadframe terminal...  A LOC die assembly is disclosed including a die dielectrically adhered to the underside of a lead frame. An underfill material is introduced between each...