Packaging for a semiconductor die

5155067
Add to folder: View Folders  
Keywords to Highlight:

full-text

print

pdf

permalink

Inventors

Wood, Alan G.
Cloud, Eugene H.
Kinsman, Larry D.

Application #

675208

Filed

Mar-26-1991

Published

Oct-13-1992

Current US Class

257/693
257/725
257/E25.023
438/15

International Classes

H01L 021/56; H01L 021/18

Field of Search

437/207 437/209 437/211 437/224 437/225 357/70 357/72 357/74 357/75

Assignee

Micron Technology, Inc. (Boise, ID)

Examiners

Hearn; Brian E.

Attorney, Agent or Firm

Protigal; Stanley N.

US Patent References

4640436   Hermetic sealing c...
4663833   Method for manufa...
4709122   Nickel/indium allo...
4943844   High-density packa...
4992850   Directly bonded si...
4996587   Integrated semicon...
5008734   Stadium-stepped p...
5036381   Multiple electronic...

Referenced by:

View Backward References

Citation

Cite This Patent

More From Subclass 693

6097085   Electronic device a...
6225694   Semiconductor dev...
5497027   Multi-chip module...
5436500   Surface mount sem...
6828667   Surface mounting t...
6703704   Stress reducing stiff...
4571612   Corrosion-protected...
6114627   Underfill coating fo...
5841187   Molded electronic c...
5905305   Condensed memor...
5168344   Ceramic electronic...
6034441   Overcast semicond...
 

More From Class 257

5532513   Metal-ceramic com...
4727410   High density integr...
5329160   Semiconductor pac...
5643473   Dry etching method
6777819   Semiconductor pac...
7023076   Multiple chip semi...
5726500   Semiconductor hyb...
6488863   Plasma etching me...
6040247   Method for etching...
4262300   Microcircuit packa...
6084297   Cavity ball grid arr...
6538319   Semiconductor dev...
 
Abstract
Disclosed is a means for packaging a plurality of semiconductor die into one component. Present designs comprise multiple singulated unpackaged die which have been probed, but not rigorously tested for complete functionality and adherence to required operating specifications. The yields of present designs of multi-chip modules (MCMs) are low and functional units are therefore costly. Unlike present designs incorporating multiple die, the inventive design comprises devices which have been singulated, packaged, and thoroughly tested for functionality and adherence to required specifications. A plurality of packaged devices are then received by a housing. The conductive leads of the packaged devices are electrically coupled with pads manufactured into the housing. These pads are enjoined with traces within the housing, which terminate externally to the housing. Input/output leads are then electrically coupled with the traces, or are coupled with the traces as the housing is manufactured. The I/O leads provide means for connection of the housing with the electronic device into which it is installed. A lid received by the housing hermetically seals the packaged die in the housing, and prevents moisture or other contaminants which may impede the proper functionality of the die from entering the housing.
 
Claims
We claim:

1. A method for manufacturing a semiconductor component including the steps of:

a) fabricating a plurality of semiconductor die;

b) enclosing each of said die in a separate package, said packages having input/output leads which allow data to be written to and read from each of said die;

c) testing each of said packages for adherence to predetermined specifications, rejecting said packages which fail said tests and retaining said packages which pass said tests;

d) fabricating a housing to encase said passing packages, said housing having bond pads and traces, said bond pads electrically coupled with said traces;

e) coupling said input/output leads electrically with said bond pads; and



Description
FIELD OF THE INVENTION

This invention relates to the field of semiconductors. More specifically, it describes a type of multi-chip module.

BACKGROUND OF THE INVENTION

Many types of semiconductor devices are made using similar manufacturing procedures. A starting substrate, usually a thin wafer of silicon, is doped, masked, and etched through several process steps, the steps depending on the type of devices being manufactured. This process yields a number of die on each wafer produced. Each die on the wafer is given a brief test for functionality, and the nonfunctional die are mechanically marked or mapped in software. This brief test is only a gross measure of functionality, and does not insure that a die is completely functional or has specifications that would warrant its assembly in a package.

If the wafer has a yield of grossly functional die which indicates that a good quantity of die from the wafer are likely to be fully operative, the die are separated with a die saw, and the nonfunctional die are scrapped while the rest are individually encapsulated in plastic packages or mounted in ceramic packages with one die in each package. After the die are packaged they are rigorously tested. Components which turn out to be nonfunctional or which operate at questionable specifications are scrapped or devoted to special uses.
 
  A package for a device comprises a header having a substantially flat upper surface. An insulating disk is affixed to the upper surface of the header for...  A semiconductor chip package comprising at least one semiconductor chip disposed in a package and a plurality of first and second pins extending from the...