Hermetic protection for integrated circuits

5481135
Add to folder: View Folders  
Keywords to Highlight:

full-text

print

pdf

permalink

Inventors

Chandra, Grish
Michael, Keith W.

Application #

209324

Filed

Mar-10-1994

Published

Jan-2-1996

Current US Class

257/701
257/703
257/760
257/791
257/E21.266
257/E21.268
257/E21.271
257/E23.118
438/763
438/781

International Classes

H01L 023/053; H01L 023/12

Field of Search

257/754 257/760 257/791 257/701 257/703 257/705 257/782 437/235

Assignee

Dow Corning Corporation (Midland, MI)

Examiners

Limanek; Robert P.

Attorney, Agent or Firm

Gobrogge; Roger E.

US Patent References

4340619   Process for the pre...
4540803   Hydrosilazane poly...
4749631   Multilayer ceramic...
4756977   Multilayer ceramic...
4849296   Multilayer ceramic...
4888226   Silicone gel electro...
4999397   Metastable silane h...
5010159   Process for the synt...
5011706   Method of forming...
5116637   Amine catalysts for...
5136364   Semiconductor die...
5145723   Process for coating...

Referenced by:

View Backward References

Other References

Gentle, `Oxidation of Hydrogen Silsesquioxane by Vapid Thermal Processing`, pp. 146-164. Electronic packaging & production, vol. 32, No. 2, p. 35. Chandra, `Low temperature ceramic coatings for environmental protection of integrated circuits`, Electronic Packaging Material Science Symposium, Nov. 26, 1990, Boston, pp. 97-108.

Citation

Cite This Patent

More From Subclass 701

5986338   Assembly of semico...
4467312   Semiconductor resi...
6577000   Premold type semi...
5140496   Direct microcircuit...
6236109   Multi-chip chip sca...
6906406   Multiple dice pack...
4705917   Microelectronic pa...
5532514   High frequency se...
5198885   Ceramic base pow...
6762496   Substrate and prod...
6674145   Flash memory circ...
5852326   Face-up semicond...
6396159   Semiconductor dev...
5808358   Packaging electric...
5557148   Hermetically seale...
6392898   Package substrate
6054767   Programmable su...
5138426   Ceramic joined body
6919624   Semiconductor dev...
5786632   Semiconductor pac...
5349236   Reusable fixture for...
5751059   Pyroelectric sensor
5040868   Surface-mountable...
6635953   IC chip package
5231305   Ceramic bonding...
6639304   Ball grid array mo...
6456240   High-G, low energy...
5929516   Polymer stud grid...
6812564   Monolithic commo...
6734534   Microelectronic sub...
6265765   Fan-out semicondu...
5661339   Thin multichip mo...
6165612   Thermally conducti...
6825066   Stiffener design
5087961   Semiconductor dev...
5637916   Carrier based IC p...
6184577   Electronic compon...
6646349   Ball grid array se...
6765296   Via-sea layout inte...
5220486   IC packing device
6261481   Insulating composit...
5194932   Semiconductor inte...
6759739   Multilayered substr...
6809407   Semiconductor dev...
6589812   Pre-applied adhesi...
6538330   Multilevel semicon...
6740972   Electronic device h...
6835994   Power semiconduct...
5483101   Multilayer printed...
6984883   Semiconductor pow...
6218731   Tiny ball grid arra...
6770965   Wiring substrate us...
6268645   Semiconductor dev...
6084297   Cavity ball grid arr...
5300809   Heat-conductive co...
5222014   Three-dimensional...
4622580   Solid-state imager...
6576984   Semiconductor app...
6066804   Electronic circuit p...
4943844   High-density packa...
6326694   Printed circuit board
6459148   QFN semiconductor...
6723585   Leadless package
6249048   Polymer stud grid...
5134247   Reduced capacita...
5786631   Configurable ball...
6794750   Semiconductor dev...
 

More From Class 257

4626315   Process of forming...
6794750   Semiconductor dev...
6133153   Self-aligned contac...
5356515   Dry etching method
5977629   Condensed memor...
5650038   Method for dry etch...
6208025   Microelectronic co...
6066804   Electronic circuit p...
7015579   Semiconductor dev...
6091141   Bump chip scale se...
4348577   High selectivity pla...
4793897   Selective thin film e...
 
Abstract
This invention relates to integrated circuits which are protected from the environment. Such circuits are hermetically sealed by applying ceramic layers to the top metallization.
 
Claims
That which is claimed is:

1. Sealed bond pads on an integrated circuit consisting essentially of:

a circuit subassembly having bond pads;

a first ceramic layer covering the surface of the subassembly around the bond pads;

one or more additional ceramic layers selected from the group consisting of SiO.sub.2 coatings, SiO.sub.2 /ceramic oxide coatings, silicon coatings, silicon carbon containing coatings, silicon nitrogen containing coatings, silicon oxygen nitrogen containing coatings, silicon carbon nitrogen containing coatings and diamond like carbon coatings covering the first ceramic layer; and

a non-corroding, conductive layer covering the bond pads;



Description
BACKGROUND

The present invention relates to integrated circuits which are protected from the environment. These circuits are inexpensive to fabricate and have improved performance and reliability.

Modern electronic circuits must be able to withstand a wide variety of environmental conditions such as moisture, ions, heat and abrasion. A significant amount of work has been reported directed toward various protective measures to minimize the exposure of such circuits to the above conditions and thereby increase their reliability and life.

Many prior art processes for protecting electronic circuits have involved sealing or encapsulating the circuits after they have been interconnected. For example, it is known in the art to use protective layers of silicones, polyimides, epoxies, other organics, plastics, and the like. Such materials, however, are of only limited value since most are permeable to environmental moisture and ions.

Similarly, interconnected circuits have also been sealed within ceramic packages. This process has proven to be relatively effective in increasing device reliability and is currently used in select applications. The added size, weight and cost involved in this method, however, inhibits widespread application in the electronic industry.
 
  A semiconductor device package includes a semiconductor package element for containing a semiconductor chip, a lid bonded to the semiconductor package...  A semiconductor package applicable to integrated circuits and other semiconductor devices of the kind needing high integration and high speed operation....