Enclosure for load lock interface

5538390
Add to folder: View Folders  
Keywords to Highlight:

full-text

print

pdf

permalink

Inventors

Salzman, Philip M.

Application #

146482

Filed

Oct-29-1993

Published

Jul-23-1996

Current US Class

118/719
204/298.25
414/217
414/217.1
414/403
414/416.01
414/805
414/810
414/937
414/939
414/940

International Classes

B65B 001/04

Field of Search

414/222 414/225 414/226 414/403 414/416 414/217 414/935 414/937 414/939 414/940 414/941 414/786 414/940 118/719 118/500 204/298.25

Assignee

Applied Materials, Inc. (Santa Clara, CA)

Examiners

Werner; Frank E.

Attorney, Agent or Firm

Glenn; Michael A.

US Patent References

4523970   Process for manufa...
4534389   Interlocking door la...
4582219   Storage box having...
4668478   Vertically positione...
4705444   Apparatus for auto...
4709834   Storage box
4724874   Sealable transporta...
4746256   Apparatus for han...
4781511   Semiconductor pro...
4826360   Transfer system in...
4990047   Vacuum apparatus
4995430   Sealable transporta...
5044871   Integrated circuit pr...
5058526   Vertical load-lock r...
5092728   Substrate loading a...
5112277   Blowing door for ult...
5226781   Process and install...
5370491   Method and appar...
5391035   Micro-enviroment l...
5433574   Gas purge unit for...
 

Referenced by:

View Backward References

Citation

Cite This Patent

More From Subclass 719

4048955   Continuous chemic...
4440108   Ion beam coating a...
5747099   Two chamber react...
5376212   Reduced-pressure...
4637342   Vacuum processin...
5910219   Can coating system
6148761   Dual channel gas...
6270581   Wet-oxidation appa...
5122222   Frequency-domain...
5855679   Semiconductor ma...
5571331   Vacuum treatment...
5044871   Integrated circuit pr...
 

More From Class 118

6955741   Semiconductor-pro...
6506257   Single-substrate-pr...
4525382   Photochemical vap...
5094885   Differential pressur...
5171609   Fiber curing with fl...
5952082   Electrophotographi...
6590186   Heat treatment app...
5449411   Microwave plasma...
5118642   Method for produci...
4102304   Apparatus for appl...
5340401   Diamond depositio...
4403567   Workpiece holder
 
Abstract
A load lock interface for a semiconductor wafer process chamber includes a platform adapted to receive and engage with a carrier containing a cassette of semiconductor wafers; and a removable bell-shaped enclosure adapted to surround and seal said carrier from the ambient environment while the carrier is engaged with the load lock interface platform. Once engaged with the carrier, the platform is operable to withdraw the cassette of wafers from the carrier and position the cassette within a load lock. Thereafter, the cassette may be indexed and individual wafers may be removed from the cassette for processing within the process chamber.
 
Claims
I claim:

1. In a load for a microenvironment wafer carrier, said load lock including a movable platform, said load lock movable platform arranged for complementary engagement with a movable base portion of said wafer carrier, said load lock including removable enclosure having a base perimeter edge, said enclosure being adapted to surround said wafer carrier and to engage with a load lock outer edge and seal said load lock, said load lock having side walls joined to a base portion thereof to define a first inner volume, said load lock further comprising a wafer port in communication with a process environment, said wafer carrier further comprising side walls joined to an upper wafer carrier portion to define a second inner volume that is adapted to surround a cassette holding a plurality of semiconductor wafers, the method comprising the steps of:



Description
BACKGROUND OF THE INVENTION

TECHNICAL FIELD

The present invention relates to the handling and processing of semiconductor wafers. More particularly, the present invention relates to loading and unloading a cassette of wafers in a wafer processing chamber.

DESCRIPTION OF THE PRIOR ART

Semiconductor wafer handling and processing have always required extreme care to avoid contamination due to ambient and process borne particles. Such contamination lowers process yields, thus making the manufacture of integrated circuits more expensive and time consuming. Thus, as device features of less than 0.5 .mu.m become prevalent, a clean room environment of less than class 1, i.e. an environment having less than one contaminant particle of dimension less than or equal to 0.5 .mu.per 0.3 m.sup.3 (ft.sup.3) of clean room volume, is generally required.

At the present level of integration, semiconductor processes are critically sensitive to any contamination. Accordingly, one goal of semiconductor manufacturers is to avoid as much as possible exposing semiconductor wafers to sources of contamination. Class 1 conditions require that processed or partially processed wafers must be bagged when transported to subsequent processing facilities or to outside analysis or other systems. Industry practice is to place semiconductor wafers in spaced stacks, referred to as cassettes, and to place these cassettes into various types of microenvironments, such as sealed containers, for example in the standard mechanical interface (SMIF) box of the type manufactured by Asyst Technologies, Inc. of Milpitas, Calif. Such SMIF-type boxes provide a sealed environment in which the cassette is readily transported under conditions that tend to minimize the potential for wafer contamination. The interior of the SMIF-type box is typically sealed by placing a removable base or lid on the box to form an integrated, airtight assembly. Withdrawal of the cassette from the SMIF-type box for wafer loading/unloading is accomplished by several different methods, for example a pressure differential may be provided at the base of the SMIF-type box, such that the base and cassette of wafers is pulled from the SMIF-type box, or the base of the SMIF-type box may be mechanically engaged with a platform and/or support, etc. In this way, wafer exposure to the ambient environment is reduced during wafer handling, thus limiting the possibility that particles can fall onto and contaminate the wafers. See, for example Bonora et al (U.S. Pat. No. 4,995,430) and Mortensen et al (U.S. Pat. Nos. 4,709,834 and 4,582,219).
 
  A waiting space is provided below a processing vessel for processing objects to be processed. An objects to be processed mount which is movable up and...  A process and apparatus for Al.sub.2 O.sub.3 CVD on silicon wafers using aluminum tri-isopropoxide in a high-volume production environment is presented....