Integrated circuit processing system

4966519
Add to folder: View Folders  
Keywords to Highlight:

full-text

print

pdf

permalink

Inventors

Davis, Cecil J.
Matthews, Robert
Bowling, Robert A.

Application #

114812

Filed

Oct-29-1987

Published

Oct-30-1990

Current US Class

118/500
118/719
414/217
414/331.02
414/416.03
414/416.08
414/744.8
414/805
414/939
414/940

International Classes

B65G 049/05

Field of Search

414/217 414/416 414/609 414/610 414/403 414/404 414/220 414/225 414/222 414/786 414/282 414/728 414/331 414/744.2 414/744.8 118/728 118/729 118/733 118/50 118/50.1 118/500 118/719 73/864.91 250/288

Assignee

Texas Instruments Incorporated (Dallas, TX)

Examiners

Werner; Frank E.

Attorney, Agent or Firm

Barndt; B. Peter, Comfort; James T., Sharp; Melvin

US Patent References

4047624   Workpiece handlin...
4178113   Buffer storage app...
4338883   Vacuum vapor-dep...
4483651   Automatic apparat...
4532816   Sample vessel
4546897   Inert atmosphere tr...
4584045   Apparatus for conv...
4604020   Integrated circuit w...
4605469   MBE system with in...
4616683   Particle-free docka...
4632624   Vacuum load lock...
4636128   Semiconductor slic...
4664578   Semiconductor sub...
4668484   Transport container...
4682927   Conveyor system
 

Referenced by:

View Backward References

Citation

Cite This Patent

More From Subclass 719

5154810   Thin film coating a...
4599971   Vapor deposition fil...
4945857   Plasma formation...
6093252   Process chamber w...
5882165   Multiple chamber i...
6503379   Mobile plating syst...
4539933   Chemical vapor de...
6290824   Magnetic film form...
4530750   Apparatus for coati...
5188058   Uniform gas flow C...
6024800   Plasma processing...
4503807   Chemical vapor de...
 

More From Class 118

4323030   Spray coating device
6149728   Semiconductor ma...
4798163   Slit nozzle
5298465   Plasma etching sys...
4993361   Chemical vapor de...
3971334   Coating device
5133285   Apparatus for trans...
6132553   Substrate processin...
5252132   Apparatus for prod...
6045619   Horizontal-type sili...
4887548   Thin film manufact...
4828224   Chemical vapor de...
 
Abstract
A vacuum-tight wafer carrier, and a load lock suitable for use with this wafer carrier. The wafers are supported at each side by a slightly sloping shelf, so that minimal contact (line contact) is made between the wafer surface and the surface of the shelf. This reduces generation of particulates by abrasion of the surface of the wafer. The carrier also contains elastic elements to restrain the wafers from rattling around, which further reduces the internal generation of particulates. When the wafer carrier is placed into the load lock, its body is lowered from beneath its cover through an aperture into a lower chamber, where wafers are loaded and unloaded under vacuum; the carrier cover remains covering the aperture into the lower chamber, so that the wafers never see any surface which is directly exposed to atmosphere. A wafer transport arm mechanism permits interchange of wafers among one or more processing stations and one or more load locks of this type.
 
Claims
What is claimed is:

1. A method of fabricating integrated circuits, comprising the steps of:

performing desired process steps at plural respective process stations separated by an ambient at substantially atmospheric pressure; and

transporting partially fabricated integrated circuit wafers among said process stations to perform a predetermined sequence of processing steps on one of said wafers, said transporting step comprising the substep of:

transporting said wafers under vacuum in a vacuum-tight carrier after said wafers have been transferred to said carrier after the processing steps have been carried out.

2. The method of claim 1, further comprising the step of:



Description
BACKGROUND AND SUMMARY OF THE INVENTION

The present invention relates to apparatus for manufacturing of integrated circuits.

One of the basic problems in integrated circuit manufacturing is particulates. This problem is becoming more and more difficult, because of two trends in integrated circuit processing: First, as device dimensions become smaller and smaller, it is necessary to avoid the presence of smaller and smaller particles. This makes the job of making sure that a clean room is really clean increasingly difficult. For example, a clean room which is of class 1 (has one particle per cubic foot) for particles of one micron and larger may well be class 1000 or worse if particle sizes down to 100 angstroms are counted.

Second, there is increased desire to use large size integrated circuit patterns: for example, integrated circuit sizes larger than 50,000 square mils are much more commonly used now than they were five years ago.

Thus, particulates are not only an extremely important source of loss in integrated circuit manufacturing, but their importance will increase very rapidly in the coming years. Thus, it is an object of the present invention to provide generally applicable methods for fabricating integrated circuits which reduce the sensitivity of the process to particulate contamination.