Orthogonal bonding method and equipment

4858819
Add to folder: View Folders  
Keywords to Highlight:

full-text

print

pdf

permalink

Inventors

Hill, William H.
Cawelti, Dale W.

Application #

174566

Filed

Mar-29-1988

Published

Aug-22-1989

Current US Class

228/1.1
228/180.5

International Classes

B23K 031/02

Field of Search

22/179 22/180.1 22/180.2 22/1.1

Assignee

Hughes Aircraft Company (Los Angeles, CA)

Examiners

Jordan; M.

Attorney, Agent or Firm

Szabo; Joseph E., Karambelas; Anthony W.

US Patent References

4327860   Method of making...
4378902   Apparatus for prev...
4445633   Automatic bonder f...
4597522   Wire bonding meth...
4732313   Apparatus and met...

Referenced by:

View Backward References

Citation

Cite This Patent

More From Subclass 180.5

6749100   Multiple-head wire-...
6112972   Wire bonding with...
6595400   Wire bonding app...
4418858   Deep bonding met...
4004726   Bonding of leads
4069963   Electrically conduc...
6474538   Bonding apparatus...
4527730   Wire bonding app...
6467678   Wire bonding meth...
6705511   Transducer and m...
6390350   Quick change prec...
6861771   Active vibration atte...
 

More From Class 228

5868301   Semiconductor inn...
4562637   Method of manufac...
6229124   Inductive self-solder...
4371912   Method of mountin...
6501051   Continuous-conduct...
5014900   Deep access bond...
4040885   Ultrasonic bonding...
4875618   Wire stacked bondi...
4363434   Continuous solderi...
4323759   Electrical inter-con...
6796481   Chip mounting met...
6669074   Resonator for ultras...
 
Abstract
Wire bonds are closely spaced about the edge of a semiconductor chip device (150) in an orthogonal array. Even though the wires may have a fan out pattern to their second bond locations, close spacing of the first bond pads is achieved by use of rectangular pads (154) having their long dimensions all perpendicular to the chip edge, making all of the first bonds along lines perpendicular to the chip edge and then bending the wire to extend to the second bond.
 
Claims
What is claimed is:

1. A method of electrically connecting areas of a semiconductor ship to a plurality of outer bond points, said method comprising the steps of:

providing a plurality of closely adjacent elongated bond pads on said ship along an edge of the chip with relatively longer dimensions of said pads oriented substantially parallel to one another,

orienting a first end of a wire to be bonded in a first direction relative to the chip edge,

bonding said wire end to a pad on the chip along a bond line extending in said first direction,

bending the wire adjacent the chip edge to extend in a second direction,

extending the wire in said second direction to an outer bond point displaced from said chip, and



Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to electronic components and more particularly concerns arrangements of wire connections between bonding pads on an integrated circuit chip and another device.

2. Description of Related Art

Electronic components such as semiconductor devices often include an integrated circuit chip having a number of bonding pads mounted on the chip and extending along the chip edge. The chip is connected electrically to another component by electrically conductive wires that are bonded to the pads on the chip and often extend in a fan out pattern to second bonds on the device to which the chip is connected. When the wires extend in a fan out pattern from the chip, they inherently extend at an angle to the chip edge. The first bonds of the wire to the chip pads, which bands are in alignment with the wire, also extend at an angle to the chip edge. Therefore these first bonds must extend at an angle to or somewhat diagonally across the respective bond pads on the chip.
 
  According to an embodiment, a semiconductor die has a source bond pad and a destination bond pad attached to a top surface of the semiconductor die. A...  The present invention is directed to a packaged semiconductor chip which effectively dissipates heat and has improved performance. The packaged chip has...